

## Indian Institute of Technology (Indian School of Mines), Dhanbad

The Office of Dean, Research & Development

Sanction No and Date:	IIT (ISM) Project No.	<b>Date:</b> 28/11/2023
70/0081/23/EMR-II/28/06/2023	CSIR(40)/2023-2024/1045/ECE	

## JRF position under (COUNCIL OF SCIENTIFIC AND INDUSTRIAL RESEARCH) Project

Applications are invited under the sponsored project. The details of the project are as under:

Number of Position (s)   01 (One)	Position	Junior Research Fellow	
Principal Investigator(s)  Dr. Rajeev Kumar Ranjan   PI Department of Electronics Engineering Indian Institute of Technology (ISM) Dhanbad, Dhanbad826004 Jharkhand, INDIA E-mail: rajeev@iitism.ac.in Phone No.: +91-326-2235658 (Office), +91-9471191518 (Mobile)  Tenure of Project  36 Months  The project aims to design and fabricate an analog/digital Multilayer neural Network VLSI chip.  Essential Qualification  B.E/B.Tech or M.E/M.Tech in Electronics & Communication Engineering or allied field. The candidate should be either qualified in GATE or CSIR/UGC NET. OR M.Sc in Electronics/Physics and qualified in GATE or CSIR/UGC NET.  The candidate should have basic knowledge of Analog/Digital VLSI along with Embedded systems. Preferably, good skills in programming languages such as C++, Python, Microcontroller/Microprocessor, Verilog/VHDL along with exposure to software such as Cadence, Xilinx, etc. would be an additional advantage.  Age and Relaxation (if any)  The upper age limit is 28 years at the time of appointment (Age relaxation for SC/ST/OBC/PH candidates as per GOI rules)  Fellowship  Rs. 37,000/- for 1st & 2nd Year and Rs. 42,000/- for 3rd Year Plus HRA as per CSIR Norms. HRA will be provided if candidate stays outside the institute.  Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a	Number of Position (s)	01 (One)	
Department of Electronics Engineering Indian Institute of Technology (ISM) Dhanbad, Dhanbad826004 Jharkhand, INDIA E-mail: rajeev@iitism.ac.in Phone No.: +91-326-2235658 (Office), +91-9471191518 (Mobile)  Tenure of Project  36 Months  Job Description (in maximum of 100 words)  Essential Qualification  B.E/B.Tech or M.E/M.Tech in Electronics & Communication Engineering or allied field. The candidate should be either qualified in GATE or CSIR/UGC NET.  OR M.Sc in Electronics/Physics and qualified in GATE or CSIR/UGC NET.  The candidate should have basic knowledge of Analog/Digital VLSI along with Embedded systems. Preferably, good skills in programming languages such as C++, Python, Microcontroller/Microprocessor, Verilog/VHDL along with exposure to software such as Cadence, Xilinx, etc. would be an additional advantage.  Age and Relaxation (if any)  The upper age limit is 28 years at the time of appointment (Age relaxation for SC/ST/OBC/PH candidates as per GOI rules)  Fellowship  Rs. 37,000/- for 1st & 2nd Year and Rs. 42,000/- for 3rd Year Plus HRA as per CSIR Norms. HRA will be provided if candidate stays outside the institute.  Last Date & Time  Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a	Title of The Project	•	
Indian Institute of Technology (ISM) Dhanbad, Dhanbad826004 Jharkhand, INDIA E-mail: rajeev@iitism.ac.in Phone No.: +91-326-2235658 (Office), +91-9471191518 (Mobile)  Tenure of Project  36 Months  Job Description (in maximum of 100 words)  Essential Qualification  B.E/B.Tech or M.E/M.Tech in Electronics & Communication Engineering or allied field. The candidate should be either qualified in GATE or CSIR/UGC NET.  OR M.Sc in Electronics/Physics and qualified in GATE or CSIR/UGC NET.  The candidate should have basic knowledge of Analog/Digital VLSI along with Embedded systems. Preferably, good skills in programming languages such as C++, Python, Microcontroller/Microprocessor, Verilog/VHDL along with exposure to software such as Cadence, Xilinx, etc. would be an additional advantage.  Age and Relaxation (if any)  The upper age limit is 28 years at the time of appointment (Age relaxation for SC/ST/OBC/PH candidates as per GOI rules)  Fellowship  Rs. 37,000/- for 1st & 2nd Year and Rs. 42,000/- for 3rd Year Plus HRA as per CSIR Norms. HRA will be provided if candidate stays outside the institute.  Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a	Principal Investigator(s)	· ·	
Dhanbad826004 Jharkhand, INDIA E-mail: rajeev@iitism.ac.in Phone No.: +91-326-2235658 (Office), +91-9471191518 (Mobile)  Tenure of Project  36 Months  Job Description (in maximum of 100 words)  Essential Qualification  B.E/B.Tech or M.E/M.Tech in Electronics & Communication Engineering or allied field. The candidate should be either qualified in GATE or CSIR/UGC NET.  OR M.Sc in Electronics/Physics and qualified in GATE or CSIR/UGC NET.  The candidate should have basic knowledge of Analog/Digital VLSI along with Embedded systems. Preferably, good skills in programming languages such as C++, Python, Microcontroller/Microprocessor, Verilog/VHDL along with exposure to software such as Cadence, Xilinx, etc. would be an additional advantage.  Age and Relaxation (if any)  The upper age limit is 28 years at the time of appointment (Age relaxation for SC/ST/OBC/PH candidates as per GOI rules)  Fellowship  Rs. 37,000/- for 1st & 2nd Year and Rs. 42,000/- for 3rd Year Plus HRA as per CSIR Norms. HRA will be provided if candidate stays outside the institute.  Last Date & Time  Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a			
E-mail: rajeev@iitism.ac.in Phone No.: +91-326-2235658 (Office), +91-9471191518 (Mobile)  Tenure of Project  36 Months  The project aims to design and fabricate an analog/digital Multilayer neural Network VLSI chip.  Essential Qualification  B.E/B.Tech or M.E/M.Tech in Electronics & Communication Engineering or allied field. The candidate should be either qualified in GATE or CSIR/UGC NET.  OR M.Sc in Electronics/Physics and qualified in GATE or CSIR/UGC NET.  Desirable Qualification  The candidate should have basic knowledge of Analog/Digital VLSI along with Embedded systems. Preferably, good skills in programming languages such as C++, Python, Microcontroller/Microprocessor, Verilog/VHDL along with exposure to software such as Cadence, Xilinx, etc. would be an additional advantage.  Age and Relaxation (if any)  The upper age limit is 28 years at the time of appointment (Age relaxation for SC/ST/OBC/PH candidates as per GOI rules)  Fellowship  Rs. 37,000/- for 1st & 2nd Year and Rs. 42,000/- for 3rd Year Plus HRA as per CSIR Norms. HRA will be provided if candidate stays outside the institute.  Last Date & Time  Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a			
Tenure of Project  36 Months  The project aims to design and fabricate an analog/digital Multilayer neural Network VLSI chip.  Essential Qualification  B.E/B.Tech or M.E/M.Tech in Electronics & Communication Engineering or allied field. The candidate should be either qualified in GATE or CSIR/UGC NET.  OR  M.Sc in Electronics/Physics and qualified in GATE or CSIR/UGC NET.  Desirable Qualification  The candidate should have basic knowledge of Analog/Digital VLSI along with Embedded systems. Preferably, good skills in programming languages such as C++, Python, Microcontroller/Microprocessor, Verilog/VHDL along with exposure to software such as Cadence, Xilinx, etc. would be an additional advantage.  Age and Relaxation (if any)  The upper age limit is 28 years at the time of appointment (Age relaxation for SC/ST/OBC/PH candidates as per GOI rules)  Fellowship  Rs. 37,000/- for 1st & 2nd Year and Rs. 42,000/- for 3rd Year Plus HRA as per CSIR Norms. HRA will be provided if candidate stays outside the institute.  Last Date & Time  Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a			
Tenure of Project   36 Months			
The project aims to design and fabricate an analog/digital Multilayer neural Network VLSI chip.			
Network VLSI chip.	Tenure of Project	36 Months	
B.E/B.Tech or M.E/M.Tech in Electronics & Communication Engineering or allied field. The candidate should be either qualified in GATE or CSIR/UGC NET.  OR M.Sc in Electronics/Physics and qualified in GATE or CSIR/UGC NET.  The candidate should have basic knowledge of Analog/Digital VLSI along with Embedded systems. Preferably, good skills in programming languages such as C++, Python, Microcontroller/Microprocessor, Verilog/VHDL along with exposure to software such as Cadence, Xilinx, etc. would be an additional advantage.  Age and Relaxation (if any)  The upper age limit is 28 years at the time of appointment (Age relaxation for SC/ST/OBC/PH candidates as per GOI rules)  Fellowship  Rs. 37,000/- for 1st & 2nd Year and Rs. 42,000/- for 3rd Year Plus HRA as per CSIR Norms. HRA will be provided if candidate stays outside the institute.  Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a	Job Description (in	The project aims to design and fabricate an analog/digital Multilayer neural	
allied field. The candidate should be either qualified in GATE or CSIR/UGC NET.  OR  M.Sc in Electronics/Physics and qualified in GATE or CSIR/UGC NET.  The candidate should have basic knowledge of Analog/Digital VLSI along with Embedded systems. Preferably, good skills in programming languages such as C++, Python, Microcontroller/Microprocessor, Verilog/VHDL along with exposure to software such as Cadence, Xilinx, etc. would be an additional advantage.  Age and Relaxation (if any)  The upper age limit is 28 years at the time of appointment (Age relaxation for SC/ST/OBC/PH candidates as per GOI rules)  Fellowship  Rs. 37,000/- for 1 <sup>st</sup> & 2 <sup>nd</sup> Year and Rs. 42,000/- for 3rd Year Plus HRA as per CSIR Norms. HRA will be provided if candidate stays outside the institute.  Last Date & Time  Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a	maximum of 100 words)	Network VLSI chip.	
NET. OR M.Sc in Electronics/Physics and qualified in GATE or CSIR/UGC NET.  The candidate should have basic knowledge of Analog/Digital VLSI along with Embedded systems. Preferably, good skills in programming languages such as C++, Python, Microcontroller/Microprocessor, Verilog/VHDL along with exposure to software such as Cadence, Xilinx, etc. would be an additional advantage.  Age and Relaxation (if any) The upper age limit is 28 years at the time of appointment (Age relaxation for SC/ST/OBC/PH candidates as per GOI rules)  Fellowship Rs. 37,000/- for 1st & 2nd Year and Rs. 42,000/- for 3rd Year Plus HRA as per CSIR Norms. HRA will be provided if candidate stays outside the institute.  Last Date & Time Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a	<b>Essential Qualification</b>	B.E/B.Tech or M.E/M.Tech in Electronics & Communication Engineering or	
OR M.Sc in Electronics/Physics and qualified in GATE or CSIR/UGC NET.  The candidate should have basic knowledge of Analog/Digital VLSI along with Embedded systems. Preferably, good skills in programming languages such as C++, Python, Microcontroller/Microprocessor, Verilog/VHDL along with exposure to software such as Cadence, Xilinx, etc. would be an additional advantage.  Age and Relaxation (if any)  The upper age limit is 28 years at the time of appointment (Age relaxation for SC/ST/OBC/PH candidates as per GOI rules)  Fellowship  Rs. 37,000/- for 1 <sup>st</sup> & 2 <sup>nd</sup> Year and Rs. 42,000/- for 3rd Year Plus HRA as per CSIR Norms. HRA will be provided if candidate stays outside the institute.  Last Date & Time  Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a		allied field. The candidate should be either qualified in GATE or CSIR/UGC	
M.Sc in Electronics/Physics and qualified in GATE or CSIR/UGC NET.  The candidate should have basic knowledge of Analog/Digital VLSI along with Embedded systems. Preferably, good skills in programming languages such as C++, Python, Microcontroller/Microprocessor, Verilog/VHDL along with exposure to software such as Cadence, Xilinx, etc. would be an additional advantage.  Age and Relaxation (if any)  The upper age limit is 28 years at the time of appointment (Age relaxation for SC/ST/OBC/PH candidates as per GOI rules)  Fellowship  Rs. 37,000/- for 1st & 2nd Year and Rs. 42,000/- for 3rd Year Plus HRA as per CSIR Norms. HRA will be provided if candidate stays outside the institute.  Last Date & Time  Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a			
The candidate should have basic knowledge of Analog/Digital VLSI along with Embedded systems. Preferably, good skills in programming languages such as C++, Python, Microcontroller/Microprocessor, Verilog/VHDL along with exposure to software such as Cadence, Xilinx, etc. would be an additional advantage.  Age and Relaxation (if any)  The upper age limit is 28 years at the time of appointment (Age relaxation for SC/ST/OBC/PH candidates as per GOI rules)  Fellowship  Rs. 37,000/- for 1st & 2nd Year and Rs. 42,000/- for 3rd Year Plus HRA as per CSIR Norms. HRA will be provided if candidate stays outside the institute.  Last Date & Time  Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a		OR	
with Embedded systems. Preferably, good skills in programming languages such as C++, Python, Microcontroller/Microprocessor, Verilog/VHDL along with exposure to software such as Cadence, Xilinx, etc. would be an additional advantage.  Age and Relaxation (if any)  The upper age limit is 28 years at the time of appointment (Age relaxation for SC/ST/OBC/PH candidates as per GOI rules)  Rs. 37,000/- for 1st & 2nd Year and Rs. 42,000/- for 3rd Year Plus HRA as per CSIR Norms. HRA will be provided if candidate stays outside the institute.  Last Date & Time  Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a			
such as C++, Python, Microcontroller/Microprocessor, Verilog/VHDL along with exposure to software such as Cadence, Xilinx, etc. would be an additional advantage.  Age and Relaxation (if any)  The upper age limit is 28 years at the time of appointment (Age relaxation for SC/ST/OBC/PH candidates as per GOI rules)  Rs. 37,000/- for 1st & 2nd Year and Rs. 42,000/- for 3rd Year Plus HRA as per CSIR Norms. HRA will be provided if candidate stays outside the institute.  Last Date & Time  Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a	Desirable Qualification		
with exposure to software such as Cadence, Xilinx, etc. would be an additional advantage.  Age and Relaxation (if any)  The upper age limit is 28 years at the time of appointment (Age relaxation for SC/ST/OBC/PH candidates as per GOI rules)  Fellowship  Rs. 37,000/- for 1st & 2nd Year and Rs. 42,000/- for 3rd Year Plus HRA as per CSIR Norms. HRA will be provided if candidate stays outside the institute.  Last Date & Time  Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a			
Age and Relaxation (if any)  The upper age limit is 28 years at the time of appointment (Age relaxation for SC/ST/OBC/PH candidates as per GOI rules)  Rs. 37,000/- for 1st & 2nd Year and Rs. 42,000/- for 3rd Year Plus HRA as per CSIR Norms. HRA will be provided if candidate stays outside the institute.  Last Date & Time  Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a			
Age and Relaxation (if any)The upper age limit is 28 years at the time of appointment (Age relaxation for SC/ST/OBC/PH candidates as per GOI rules)FellowshipRs. 37,000/- for 1st & 2nd Year and Rs. 42,000/- for 3rd Year Plus HRA as per CSIR Norms. HRA will be provided if candidate stays outside the institute.Last Date & TimeInterested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a			
SC/ST/OBC/PH candidates as per GOI rules)  Rs. 37,000/- for 1 <sup>st</sup> & 2 <sup>nd</sup> Year and Rs. 42,000/- for 3rd Year Plus HRA as per CSIR Norms. HRA will be provided if candidate stays outside the institute.  Last Date & Time  Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a			
Rs. 37,000/- for 1st & 2nd Year and Rs. 42,000/- for 3rd Year Plus HRA as per CSIR Norms. HRA will be provided if candidate stays outside the institute.  Last Date & Time  Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a	Age and Relaxation (if any)		
per CSIR Norms. HRA will be provided if candidate stays outside the institute.  Last Date & Time  Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a			
Last Date & Time  Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a	Fellowship		
Last Date & Time  Interested candidates are requested to send their application along with detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a		1	
detailed CV and copies of educational certificates, age proof, NET/GATE certificate, experience certificates, category certificate (if applicable) in a			
certificate, experience certificates, category certificate (if applicable) in a	Last Date & Time		
single and file on an hefone 20th December 2022 to DI thought a south			
		single pdf file on or before 28th December 2023 to PI through e-mail	
(rajeev@iitism.ac.in).			

Shortlisted candidates will be informed date of interview by e-mail. Mere possession of minimum qualification does not guarantee an invitation to the interview. Candidates will be short listed based on their merit and as per the requirement of the project. All candidates should make their own arrangements for their stay at Dhanbad, if required. No TA/DA will be paid to attend the interview.

Reranjan
(Signature of PI)